

Photographie

Photographie

Photographie

Photographie

September 1997

Photographie

Photographie

Profession

Taille

Couleur des Yeux

Uculeur des Yeux

Signes Particuliers

Couleur des Yeux V. P.

Taille gel join

Jach and John State of St


Date de Naissance 21 11 1928


Profession Mangigar Dinertan Dans Silico G.

Signes Particuliers A. P. Signes Particuliers A

FOR TOM! FROM SALLY

Photographie Couleur des Yeux .. V. .... تاريخ الميلاد في يوم ..... من شهر ..... من شهر .... NOM Hassan Ali Hrahim Ali Lieu de Naissance Date de Naissance 21 11 1928 Profession Mangiger Director Domes Silver G. Couleur des Yeux ..... Gles We en KX Signes Particuliers





#### ROBERT F. BICKEL & ASSOCIATES

10

Engineering & Technical Consultants

Oil & Gas
Petrochemical
Chemical
Systems Documentation

2700 Post Oak Blvd., Ste. 2450 Houston, TX 77056 Tel: 713/622-4450 Fax: 713/622-8936

# FAX TRANSMISSION

DATE:		
TO	NAME	
	COMPANY:	
	FAX NUMBER:	
NUMBE	R OF PAGES EXCLUDING THIS PAGE:	
СОММЕ	ENTS:	

dsw

data systems west inc. 1500 West Hampden Hampden West Park Bldg. 4C

FAX Message

TO: Bob Bickel

Telephone (303) 762-8001 FAX (303) 762-8004

363-7394

Company:

FAX No Called: 371-8022

Date: 13 DEC 90

MESSAGE

Dear Bob; Here are the data shelts on the Horris version. If I can be of further assistance, planse call.

Sincerely, LEO A. RURUP

1 Ateli: Detasheets for CA3318 (TS83908)



silver . Mi

CMOS Maleo Speed 8-Bit Flash
Minalog-to-Digital Converter

## GENERAL DESCRIPTION

The Harris CA3318C is a CMOS parallel (FLASH) whalogto-digital converter designed for applications demanding both low-power consumption and high-speed digitization.

The CA3318 operates over a wide full-scale input-voltage range of 4V up to 7.5V with maximum power consumptions depending upon the clock frequency selected. When operated from a 5V supply at a clock frequency of 15 MHz, the typical power consumption of the CA3318 is 150 mW.

The intrinsic high conversion rate makes the CA3318 ideally suited for digitizing high-speed signals. The overflow bit makes possible the connection of two or more CA3318's in series to increase the resolution of the conversion system. A series connection of two CA3318's may be used to produce a 9-bit high-speed converter. Operation of two CA3318's in parallel doubles the conversion speed (i.e., increases the sampling rate from 15 to 30 MHz).

256 paralleled auto-balanced voltage comparators measure the input voltage with respect to a known reference to produce the parallel-bit outputs in the CA3318.

255 comparators are required to quantize all input voltage levels in this 8-bit converter, and the additional comparator is required for the overflow bit.

## FEATURES

TO

- \* CMOS Low Power with SOS Speed (150 mile Typ.)
- . Parallel Conversion Technique
- \* 15-MHz Sampling Rate (57 ne Conversion Time)
- · 8-Bit Latched 3-State Output with Overflow Six
- . ± 1 LSB Accuracy (Typ.)
- \* Single Supply Voltage (4 to 7.5%)
- \* 2 Units in Series Atlow 9-8% Occur
- 2 2 Units in Persitel Allow 30 MHz Sampling Rate


### APPLICATIONS

- X+ TV Video Digitizing (Industrial/Security/Broadcast)
- \* \* High-Speed A/D Conversion
  - \* Ultrasound Signature Analysis
- \* Transient Signal Analysis
- \*\* High-Energy Physics Research
- \* \* High-Speed Oscilloscope Storage/Display
- General-Purpose Hybrid ADCs
- \*\* Optical Character Recognition
- \*\* Radar Pulse Analysis
- \*\* Motion Signature Analysis
- We μP Data Acquisition Systems

### ORDERING INFORMATION


Part Number	' Linearity (INL)	Sampling Rate	Temperature	Package		
CA3318CE	± 1.5 LSB 15 MHz (67		-40°C to +85°C	24 Pin Plastic DIP		
CA3318CD	± 1.5 LSB	10 MHz (100 ns)	-40°C to +85°C	24 Pin Ceramic Dif		

NOTE: Consult sales office for availability of SOIC package.



DC Supply Voltage (Heterenced to	MAXIMUM RATINGS  Pe Range (VDD or VAA+)  VSS or VAA Terminal, Which-  egative)0.5V to +8V
CF2 and CE1. Clock, Phase, 1/2 Ref 1/4 Ref	MEH VAA 0.5V to VDD + 0.5V
Output Voltage III Bits 1-8, Over	ange
DC Input Current	CE1, CE2, VIN, Bits 1-8, Overflow

Power Dissipation per Package (PD)
For T <sub>A</sub> == -40°C to +55°C
at 3.3 mW/°C
Temperature Range
, Operating40°C to +85°C
Storage65°C to + 150°C
Lead Temperature (During Soldering) At Distance 1/18 In. ± 1/32 in. (1.59 mm
± 0.79 mm) from Case for 10s Max+265°C
NOTE: Stresses above those listed under "Absolute Maximum Patings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Recommended Operating Voltage Range (VDD or VAA+)
Recommended VAA + Operating
Range
Recommended VAA - Operating



F 97

## ELECTRICAL CHARACTERISTICS

	VAA + = VDD = 5V, VREF + = 6.4V,					
Parameter	VREFT = VAAT = VSS, CLK = 15 MHz, All Ref. Points Adjusted (Unless Otherwise Noted)	Min	Тур	Mnx	Unite	
Resolution		8		CONTRACTOR AND A SECOND	Bits	
Integral Linearity Error			Mark at success and	± 1,5	LSG	
Differential Linearity Error		ners and the sea to be about the self-officer		+1, -0.8	LSS	
Quantizing Error				±0.5	LS6	
Maximum Input Bandwidth	(Note 1) CA3318C	2.5			MHz	
Offset Error, Unadjusted	VIN = VREF - + 1/2 LSB	-0.5	4.5	6.4	LSS	
Gain Error Unadjusted	VIN - VREF + - 1/2 LSB	-1.5	0	1,5	LSS	
VIN and (VREF+) - (VREF-) Full Scale Range	(Notes 2, 4)	4		7	V	
VIN Input Capacitance			30		of.	
VIN Input Current (See Text)	VIN = 6.4V			3.5	mA	
Ladder Impedance		270	500	800	Ω	
Max. Conversion Speed	CLK = Square Wave	15	17		MSP	
Auto Balance Time (φ1)		33		- 00	ns	
Sample Time (φ2)	(Note 4)	25	- 1	500	ns	
Aperture Delay			15		ns	
Aporture Jitter			100		pS	
Differential Gain Error	Unadjusted		2		%	
Differential Phase Error	Unadjusted		1		1 %	
Data Valid Time (T <sub>D</sub> )	(Note 4)		50	65	ns	
Data Hold Time (TH)	(Note 4)	25	40		ns	
Output Enable Time (TEN)			18		ns.	
Output Disable Time (Tpis)	The speciment of the "Authorite State of		18		ne	
Device Current (IDD + IAA)	Continuous Conversion (Note 4)		30	60	1	
(Excludes IREF)	Auto Balance (φ1)		30	60	- 6	
Digital Inputs:		21023				
Low Level Input Voltage Vol:	(Note 4)			0.2 V <sub>DD</sub>	1	
CLK, Phase	(Note 4)			0.2 VAA	1	
High Level Input Voltage VIN: CE1, CE2	(Note 4)	0.7 VDD			1	
CLK, Phase	(Note 4)	0.7 VAA			1	
Input Leakage Current, I <sub>I</sub> : Except CLK Input	(Note 3)		±0.2	± 5	*	
Input Capacitance, Ci		1	3	Annual State of the Control of the C	-	

## LECTRICAL CHARACTERISTICS (Continued)

Parameter	VAA + = VDD = 5V, VREF + = 6.4V,				
	VREF = VAA = VSS, CLK = 15 MHz, All Ref. Points Adjusted (Unless Otherwise Noted)	Min	Тур	Max	Units
Digital Outputs:					
Output Low (Sink) Current	Vo = 0.4V			•	
Output High (Source) Current	Vo = 4.5V	4	10		mA
3-State Output Off-State	10 4.01	-4	-6		
Leakage Current, loz		299.00	±0.2	±5	μА
Output Capacitance, Co	THE RESIDENCE OF THE PARTY OF T				FIL
	then F <sub>clock</sub> /2 or the specified input handwidth (which was in t		4		P

bandwidth for frequency response purposes is greater than 30 MHz.

2 Van (Full Scale) or VREF+ should not exceed VAA+ + 1 5V for accuracy.

It The clock input is a CMOS inverter with a 50 kΩ feedback resistor and may be AC coupled with 1 Vp-p min, source.

e Parameter not tested, but guaranteed by design or characterization.

Pin	Name	Description				
	B1	Bit 1 (LSB)				
2	B2	Bit 2				
3	В3	Bit 3				
4	R4	Bit 4 Output Data				
5	85	Bit 5 Bits				
6	B6	Bit 6 (High = True)				
7	B7	Bit 7				
8	B8	Bit 8 (MSB)				
9	OF	Overflow				
10	1/4 R	Reference Ladder 1/4 Point				
11	Vss	Digital Ground				
12	VDD	Digital Power Supply, +5V				
13	CE2	Three State Output Enable Input, Active Low. See Table 2.				
14	CET	Three-State Output Enable Input, Active High. See Table 2.				
15	VREF .	Reference Voltage Negative Input				
16	VIN	Analog Signal Input				
17	VAA-	Analog Ground				
18	CLK	Clock Input				
9	PHASE	Sample clock phase control input. When PHASE is low, "Sample Unknown" occurs when the clock is low and "Auto Balance" occurs when the clock is high (see text).				

Table 1: Pin Description (Continued)

Pin	Name	Description				
20	1/2 R	Reference Ladder Midpoint				
21	VIN	Analog Signal Input				
22	VREF+	Reference Voltage Positive Input				
23	3/4 R	Reference Ladder 3/4 Point				
24	VAA+	Analog Power Supply, +5V				

## Table 2: Chip Enable Truth Table

CE1	CE2	B1-B8	OF		
0	1	Valid	Valid		
1	1	Three-State	Valid		
X	0	Three-State	Three-State		

X = Don't Care

## DEVICE OPERATION

A sequential parallel technique is used by the CA3318 converter to obtain its high-speed operation. The sequence consists of the "Auto-Balance" phase, \$1, and the "Sample Unknown" phase, \$2. (Refer to the circuit diagram.) Each conversion takes one clock cycle\*. With the phase control (pin 19) high, the "Auto-Balance" (\$\phi\$1) occurs during the high period of the clock cycle, and the "Sample Unknown" (\$\phi 2) occurs during the low period of the clock cycle.

\*This device requires only a single-phase clock. The terminology of \$1 and \$2 refers to the high and low periods of the same clock.





P. CH.

During the "Auto-Balance" phase, a transmission switch is used to connect each of the first set of 256 commutating capacitors to their associated ladder reference tap. Those tap voltages will be as follows:

Vtep (N) = [(N/256) VREF] - (1/512) VREF] = [(2N-1)/512] VREF

Whore:

V<sub>tap</sub> (n) = reference ladder tap voltage at point n.

VREF - voltage across VREF - to VREF + N = tap number (1 through 258)

The other side of these capacitors are connected to single-stage amplifiers whose outputs are shorted to their inputs by switches. This balances the amplifiers at their intrinsic trip points, which is approximately (VAA + - VAA -)/2. The first set of capacitors now charges to their associated tap voltages.

At the same time a second set of commutating capacitors and amplifiers is also auto-balanced. The balancing of the second-stage amplifier at its intrinsic trip point removes any tracking differences between the first and second amplifier stages. The cascaded auto-balance (CAB) technique, used here, increases comparator sensitivity and temperature tracking.

In the "Sample Unknown" phase, all ladder tap switches and comparator shorting switches are opened. At the same time V<sub>IN</sub> is switched to the first set of commutating capacitors. Since the other end of the capacitors are now looking into an effectively open circuit, any input voltage that differs from the previous tap voltage will appear as a voltage shift at the comparator amplifiers. All comparators that had tap voltages greater than V<sub>IN</sub> will go to a "high" state at their outputs. All comparators that had tap voltages lower than V<sub>IN</sub> will go to a "low" state.

The status of all these comparator amplifiers is ac coupled through the second-stage comparator and stored at the end of this phase (\$\phi 2\$) by a latching amplifier stage. The latch feeds a second latching stage, triggered at the end of \$\phi 1\$. This delay allows comparators extra settling time. The status of the comparators is decoded by a 256 to 9-bit decoder array, and the results are clocked into a storage register at the end of the next \$\phi 2\$.

registers which are controlled by two chip-enable signals. CE1 will independently disable B1 through B8 when it is in a high state. CE2 will independently disable B1 through B8 and the OF buffers when it is in the low state.

To facilitate usage of this device, a phase control input is provided which can effectively complement the clock as it enters the chip.

## Continuous-Clock Operation

One complete conversion cycle can be traced through the CA3318 via the following steps. (Refer to timing dagram.) With the phase control in a "low" state, the rising edge of the clock input will start a "sample" phase During this entire "high" state of the clock, the comparators will track the input voltage and the first-stage latches will track the comparator outputs. At the falling edge of the clock, all 256 comparator outputs are captured by the 256 latches. This ends the "sample" phase and starts the "auto-balance" phase for the comparators. During this "low" state of the clock, the output of the latches settles and is captured by a second row of latches when the clock returns high. The second-stage latch output propagates through the decode array, and a 9-bit code appears at the D inputs of the output registers. On the next falling edge of the clock, this 9-bit code is shifted into the output registers and appears with time delay to as valid data at the output of the 3-state drivers. This also marks the end of the next "sample" phase, thereby repeating the conversion process for this next cycle.

## Pulse-Mode Operation

The CA3318 needs two of the same polarity clock edges to complete a conversion cycle: If, for instance, a negative going clock edge ends sample "N", then data "N" will appear after the next negative going edge. Because of this requirement, and because there is a maximum sample time of 500 ns (due to capacitor droop), most pulse or intermitent sample applications will require double clock pulsing.

If an indefinite standby state is desired, standby should be in auto-balance, and the operation would be as in Figure 5A.


If the standby state is known to last less than 500ns and lowest average power is desired, then operation could be as in Figure 5B.


#### Increased Accuracy


In most cases the accuracy of the CA3318 should be sufficient without any adjustments. In applications where accuracy is of utmost importance, five adjustments can be made to obtain better accuracy, i.e., offset trim; gain trim; and 1/2 and 3/4 point trim.

5

## CA3318C







#### Offset Trim

In general, offset correction can be done in the preamp circuitry by introducing a dc shift to VIN or by the offset trim of the op amp. When this is not possible the VREF— input can be adjusted to produce an offset trim. The theoretical input voltage to produce the first transition is ½ LSB. The equation is as follows:

VIN (0 to 1 transition) = 1/2 LSB - 1/2 (VREF/256) = VREF/512

If V<sub>IN</sub> for the first transition is less than the theoretical, then a single-turn 50Ω pot connected between V<sub>REF</sub> – and ground will accomplish the adjustment. Set V<sub>IN</sub> to ½ LSB and trim the pot until the 0-to-1 transition occurs.

If V<sub>IN</sub> for the first transition is greater than the theoretical, then the 50Ω pot should be connected between V<sub>REF</sub> and a negative voltage of about 2 LSB's. The trim procedure is as stated previously.

#### Gain Trim

In general, the yain trim can also be done in the preamp circuitry by introducing a gain adjustment for the op amp. When this is not possible, then a gain adjustment circuit should be made to adjust the reference voltage. To perform this trim, V<sub>IN</sub> should be set to the 255 to overflow transition. That voltage is ½ LSB less than V<sub>RCF</sub> + and Is calculated as follows:

V<sub>IN</sub> (255 to 256 transition) = V<sub>RFF</sub> - V<sub>RFF</sub>/512 = V<sub>REF</sub> (511/512)

To portorm the gain trim, first do the offset trim and then apply the required V<sub>IN</sub> for the 255 to overflow transition. Now adjust V<sub>REF</sub> + until that transition occurs on the outputs

#### 1/4 Point Trims

The 1/4. 1/2 and 3/4 points on the reference ladder are brought out for linearity adjusting or if the user wishes to create a non-linear transfer function. The 1/4 points can be driven by the reference drivers shown (Figure 7) or by 2-K pots connected between VREF + and VREF -. The 1/2 (mid-) point should be set first by applying an input of 257/512 × (VREF) and adjusting for an output changing from 128 to 129. Similarly the 1/4 and 3/4 points can be set with inputs of 129/512 and 385/512 × (VREF) and adjusting for counts of 192 to 193 and 64 to 65. (Note that the points are actually 1/4. 1/2 and 3/4 of full scale + 1 LSB.)

## 9-Bit Resolution

To obtain 9-bit resolution, two CA3318's can be wired together. Necessary ingredients include an open-ended

and chip-enable controls—all of which are available on the CA3318.

The first step for connecting a 9-bit circuit is to totem-pole the ladder networks, as illustrated in Figure 8. Since the absolute resistance value of each ladder may vary, external trim of the mid-reference voltage may be required.

The overflow output of the lower device now becomes the ninth bit. When it goes high, all counts must come from the upper device. When it goes low, all counts must come from the lower device. This is done simply by connecting the lower overflow signal to the CE1 control of the lower A/D converter and the CE2 control of the upper A/D converter. The three-state outputs of the two devices (bits 1 through 8) are now connected in parallel to complete the circuitry. The complete circuit for a 9-bit A/D converter is shown in Figure 9.

## Grounding/Bypassing

The analog and digital supply grounds of a system should be kept separate and only connected at the A/D. This keeps digital ground noise out of the analog data to be converted. Reference drivers, input amps, reference taps, and the VAA supply should be bypassed at the A/D to the analog side of the ground. See Figure 10 for a block diagram of this concept. All capacitors shown should be low impedance 0.1 μF ceramics and should be mounted as close to the A/D as possible. If VAA + is derived from Vpp, a small (10Ω resistor or inductor and additional filtering (4.7 μF tantalum) may be used to keep digital noise out of the analog system.

#### Input Loading

The CA3318 outputs a current pulse to the V<sub>IN</sub> terminal at the start of every sample period. This is due to capacitor charging and switch feedthrough and varies with input voltage and sampling rate. The signal source must be capable of recovering from the pulse before the end of the sample period to guarantee a valid signal for the A/D to convert. Suitable high speed amplifiers include the HA-5033, HA 2542; and CA3450. Figure 11 is an example of an amplifier which recovers fast enough for sampling at 15 MHz.

### Output Loading.

The CMOS digital output stage, although capable of driving large loads, will reflect these loads into the local ground. It is recommended that a local QMOS buffer such as CD74HC541E be used to isolate capacitive loads.

Table 3: Output Code Table

Code	VREF	oltage"	Binary Output Code  Output Code									
	6.40V (V)	5.12V (V)	OF	MSB B8	<b>B</b> 7	B6	B5	B4	Do.		LSB	Decimal Count
Zoro	0.00	0.00	0	0	0				B3	B2	B1	
1 LSB	0.025	0.02	0	0	0	0	0	0	0	0	0	0
2 LSB	0 05	0.04	0	0		0	0	0	0	0	1	1
	•			•	0,	0	0	0	0	. 1	0	2
•	•						•					
							•					
1/4 Full Scale	1.60	1.28					•					
•		1.20	0	1	0	0	0	0	0	0	0	64
•							•					
•							•					•
1/2 Full Scale - 1 LSB	3.175	0.54					•					
1/2 Full Scale		2.54	0	0	1	1	1	1	1	1	1	127
1/4 Full Scale + 1 LSB	3.20	2.56	0	1	0	0	0	0	0	0	0	128
•	3.225	2.58	0	1	0	0	0	0	0	0	1	129
		•					•					
		• •					•					
	•						•					
% Full Scale	4.80	3.84	0	1	1	0	0	0	0	0	0	192
	•	•							Allegania.		uranio e	
	•	•										
•	•											1 Th 20 10 10
Full Scale - 1 LSB	6.35	5.08	0	1	1	1	1	1	,		0	254
Full Scale	6.375	5.10	0	1	1	1	1	1	,		1	254
Over Flow	6.40	5.12	1	1	1	1	•					255 511


\* The voltages listed above are the ideal centers of each output code shown as a function of its associated reference voltage.


#### Reducing Power

Most power is consumed while in the auto-balance state. When operating at lower than 15 MHz clock speed, power can be reduced by stretching the sample (\$\phi 2\$) time. The constraints are a minimum balance time (\$\phi 1\$) of 33ns, and a maximum sample time of 500ns. Longer sample times cause droop in the auto-balance capacitors. Power can also be reduced in the reference string by switching the reference on only during auto-balance.


#### Clock Input

The Clock and Phase inputs feed buffers referenced to  $V_{AA}+$  and  $V_{AA}-$ . Phase should be tied to one of these two potentials, while the clock (if DC coupled) should be driven at least from 0.2 to 0.7  $\times$  ( $V_{AA}+-V_{AA}-$ ). The clock may also be AC coupled with at least a 1  $V_{p-p}$  swing. This allows TTL drive levels or 5V OMOS levels when  $V_{AA}+$  is greater than 5V.





大






Figure 6: Typical Voltage Reference Source for Driving VREF+ Input

NOTE- Bypass VREF + to Analog Ground Near A/D with 0.1 µF Ceramic Cap. Parts Marked (\*) Should Have Low Temperature Drift.




Figure 7: Typical 1/4 Point Drivers for Adjusting Linearity (Use for Maximum Linearity)

NOTE: All Op Amps - % CA324E

Bypass All Reference Points to Analog Ground Near A/D with 0.1 μF Ceramic Caps

Adjust Vage+ First, then 1/2, 3/4 and 1/4 Points.





Figure B: Using two CA3318's for 9-Bit Resolution

NOTE: Reference Taps and VAA Should be Bypassed to AGND with 0.1 µF Low Impedance Caps.

The Mid-Point Driver must be Stable with Capacitive Loads.


TO

# CA3318C




- 1.1 ME 11

MOTE: All Capacitions = 0.1 µF. Low Inductance Ceramic (Unless Noted)



F. 01

ree



### OPERATING AND HANDLING CONSIDERATIONS

#### 1. Handling

All inputs and outputs for CMOS devices have a network for electrostatic protection during handling. Recommended handling practices for CMOS devices are described in ICAN-6525 "Guide to Better Handling and Operation of CMOS Integrated Circuits".

#### 2. Operating

#### Operating Voltage

During operation near the maximum supply voltage limit, care should be taken to avoid or suppress power supply turn-on and turn-off transients, power supply ripple, or ground noise; any of these conditions must not cause VDD-Vss to exceed the absolute maximum rating.

#### Input Signals

As shown in the maximum ratings, all inputs except V<sub>In</sub>. <sup>3</sup>/<sub>4</sub> REF, and V<sub>REF</sub> + have diodes to V<sub>DD</sub> or V<sub>AA</sub> + and from V<sub>SS</sub> or V<sub>AA</sub> -. V<sub>In</sub>, <sup>3</sup>/<sub>4</sub> REF, and V<sub>REF</sub> + have, instead, 10V zener diodes to V<sub>AA</sub> -. No current of greater than 20 mA should be allowed through any of these diodes, even when the supplies are off.

#### · Unused Inputs

A connection must be provided at every input terminal All unused input terminals must be connected to either VDD or Vss, whichever is appropriate.

#### **Output Short Circuits**

Shorting of outputs to V<sub>DD</sub> or V<sub>SS</sub> may damage CMOS devices by exceeding the maximum device dissipation.